

What Is Claimed Is:

1 1. A lock detector block for detecting whether an output clock signal is locked to an
2 input reference signal, said lock detector block comprising:

3 a first sampling circuit receiving an up signal as an input and being clocked by a down
4 signal, wherein said up signal indicates that the frequency of said output clock signal is to be
5 increased and said down signal indicates that the frequency of said output clock signal is to
6 be reduced to lock said output clock signal to said input reference clock signal, said first
7 sampling circuit generating a first output indicating whether said output clock signal is out-
8 of-lock;

9 a second sampling circuit receiving said down signal as an input and being clocked
10 by said up signal, said second sampling circuit generating a second output indicating whether
11 said output clock signal is out-of-lock; and

12 an examining circuit receiving said first output and said second output, and generating
13 a signal indicating that said output clock signal is locked to said input reference signal if both
14 said first output and said second output indicate that said output clock signal is not out-of-
15 lock.

1 2. The lock detector block of claim 1, wherein said examining circuit comprises a
2 NOR gate, said first sampling circuit comprises a first flip-flop and said second sampling
3 circuit comprises a second flip-flop.

1 3. The lock detector block of claim 2, further comprising:

2 a first delay element placed before either a data input or a clock input of said first flip-

3 flop; and

4 a second delay element placed before either a data input or a clock input of said
5 second flip-flop.

1 4. The lock detector block of claim 3, further comprises:

2 a plurality of flip-flops cascaded in series;

3 a first one of said plurality of flip-flops receiving said signal generated by said
4 examining circuit as input, and wherein said plurality of flip-flops are clocked by an output
5 of one of said first delay element and said second delay element; and

6 an OR gate generating an output by performing a logical OR operation on the outputs
7 of said plurality of flip-flops cascaded in series,

8 wherein said output of said OR gate represents a jitter free indication of whether said
9 output clock signal is locked to said input reference signal.

1 5. The lock detector block of claim 4, wherein said plurality of flip-flops cascaded
2 in series are clocked by a delayed signal generated by either said first delay element or said
3 second delay element.

1 6. The lock detector block of claim 5, wherein said up signal and said down signal
2 are generated by a phase frequency detector based on a divided clock signal and said input
3 reference signal, wherein said divided clock signal is generated by dividing said output clock
4 signal.

1 7. An out-of-lock detector block for detecting whether an output clock signal is out-
2 of-lock with an input reference signal, said out-of-lock detector block comprising:
3 an XOR gate receiving an up signal and a down signal,
4 wherein said up signal indicates that the frequency of said output clock signal is to be
5 increased and said down signal indicates that the frequency of the said output clock signal
6 is to be reduced to lock said output clock signal to said input reference clock signal,
7 wherein an output of said XOR gate represents whether said output clock is out-of-
8 lock with said input reference signal.

1 8. The out-of-lock detector block of claim 7, further comprising:
2 a plurality of flip-flops cascaded in series;
3 a first one of said plurality of flip-flops receiving an output of said XOR gate as an
4 input; and
5 a NAND gate receiving an output of each of said plurality of flip-flops,
6 wherein an output of said NAND gate generates a jitter free signal indicating whether
7 said output clock signal is out-of-lock with said input reference signal.

1 9. The out-of-lock detector block of claim 8, wherein each of plurality of flip-flops
2 cascaded in series is clocked by said output clock signal.

1 10. A lock generator circuit for generating a lock signal indicating whether an output
2 clock signal is locked to an input reference signal, said lock generator circuit comprising:
3 a lock detection block generating a lock detection signal indicating whether said

4 output clock signal is locked to said input reference signal;

5 an out-of-lock detection block generating an out-of-lock signal indicating whether
6 said output clock signal is out-of-lock with said input reference signal; and

7 lock generation block receiving said lock detection signal and said out-of-lock
8 detection signal on separate paths, said lock generation block generating said lock signal
9 based on both of said lock detection signal and said out-of-lock detection signal.

1 11. The lock generator circuit of claim 10, further comprising:

2 a phase frequency detector generating an up signal and a down signal, wherein said
3 up signal indicates that the frequency of said output clock signal is to be increased and said
4 down signal indicates that the frequency of the said output clock signal is to be reduced to
5 lock said output clock signal to said input reference clock signal,

6 wherein each of said lock detection block and said out-of-lock detection block
7 respectively generate said lock detection signal and said out-of-lock detection block based
8 on said up signal and said down signal.

1 12. The lock generator circuit of claim 10, wherein said lock generation block further
2 comprises:

3 a counter counting a number of lock detection signals indicating a lock when said lock
4 signal indicates that said output clock signal is not locked, said lock detection signals being
5 generated by said lock detection circuit, said counter being reset to a lower value if a lock
6 detection signal indicates that said output clock signal is not locked, wherein said lock signal
7 is asserted to indicate a lock when said counter at least equals a pre-specified number.

1 13. The lock generator circuit of claim 12, further comprising a multiplexor receiving
2 said lock detection signal and said out-of-lock detection signal, said multiplexor forwarding
3 said lock detection signal only when said lock signal indicates that said output clock signal
4 is locked and forwarding said out-of-lock detection signal otherwise, the output of said
5 multiplexor being connected to a reset input of said counter.

1 14. A system comprising:
2 an application block driven by an output clock signal; and
3 a signal generation circuit generating said output clock signal synchronized with an
4 input reference signal, said signal generation block comprises:

5 a PLL generating said output clock signal; and

6 a PLL lock generator generating a lock signal representing whether said output
7 clock signal is locked to said input reference signal, wherein said output clock signal
8 is provided to said application block only if said lock signal indicates that said output
9 clock signal is locked to said input reference signal, said PLL lock generator
10 comprising:

11 a lock detection block generating a lock detection signal indicating
12 whether said output clock signal is locked to said input reference signal;

13 an out-of-lock detection block generating an out-of-lock signal
14 indicating whether said output clock signal is out-of-lock with said input
15 reference signal; and

16 a lock generation block receiving both said lock detection signal and

17 said out-of-lock detection signal, said lock generation block generating said
18 lock signal based on both of said lock detection signal and said out-of-lock
19 detection signal.

1 15. The system of claim 14, wherein said PLL lock generator further comprises:
2 a first phase frequency detector (PFD) generating an up signal and a down signal,
3 wherein said up signal indicates that the frequency of said output clock signal is to be
4 increased and said down signal indicates that the frequency of the said output clock signal
5 is to be reduced to lock said output clock signal to said input reference clock signal,
6 wherein each of said lock detection block and said out-of-lock detection block
7 respectively generate said lock detection signal and said out-of-lock detection block based
8 on said up signal and said down signal.

9 16. The system of claim 15, wherein said PLL comprises a second PFD for
10 generating another up signal and another down signal.

1 17. The system of claim 14, wherein said lock detection circuit comprises:
2 a first sampling circuit receiving an up signal as an input and being clocked by a down
3 signal, wherein said up signal indicates that the frequency of said output clock signal is to be
4 increased and said down signal indicates that the frequency of the said output clock signal
5 is to be reduced to lock said output clock signal to said input reference clock signal, said first
6 sampling circuit generating a first output;
7 a second sampling circuit receiving said down signal as an input and being clocked

8 by said up signal, said second sampling circuit generating a second output; and
9 an examining circuit receiving said first output and said second output, and generating
10 a signal indicating that said output clock signal is locked to said input reference signal if both
11 said first output and said second output are at a logical low level.

1 18. The system of claim 15, wherein said examining circuit comprises:
2 a NOR gate;
3 a first delay element placed before either a data input or a clock input of said first
4 sampling circuit; and
5 a second delay element placed before either a data input or a clock input of said
6 second sampling circuit.

7 19. The system of claim 18, wherein said examining circuit further comprises:
8 a plurality of flip-flops cascaded in series;
9 a first one of said plurality of flip-flops receiving said signal generated by said
examining circuit as input, and wherein said plurality of flip-flops are clocked by an output
of one of said first delay element and said second delay element; and
an OR gate generating an output by performing a logical OR operation on the outputs
of said plurality of flip-flops cascaded in series,
wherein said output of said OR gate represents a jitter free indication of whether said
output clock signal is locked to said input reference signal.

1 20. The system of claim 19, wherein said plurality of flip-flops cascaded in series are

2 clocked by a delayed signal generated by either said first delay element or said second delay
3 element.

4 21. The system of claim 14, wherein said out-of-lock detection circuit comprises:
5 an XOR gate receiving an up signal and a down signal,
6 wherein said up signal indicates that the frequency of said output clock signal is to be
7 increased and said down signal indicates that the frequency of the said output clock signal
8 is to be reduced to lock said output clock signal to said input reference clock signal,
9 wherein an output of said XOR gate represents whether said output clock is out-of-
10 lock with said input reference signal.

1 22. The system of claim 21, wherein said out-of-lock detection circuit further
2 comprises:

3 a plurality of flip-flops cascaded in series;
4 a first one of said plurality of flip-flops receiving an output of said XOR gate as an
5 input; and
6 a NAND gate receiving an output of each of said plurality of flip-flops,
7 wherein an output of said NAND gate generates a jitter free signal indicating whether
8 said output clock signal is out-of-lock with said input reference signal.

1 23. The system of claim 22, wherein each of plurality of flip-flops cascaded in series
2 is clocked by said output clock signal.

1 24. A system comprising:

2 an application block driven by an output clock signal; and

3 a signal generation circuit generating said output clock signal synchronized with an
4 input reference signal, said signal generation block comprises a lock detector block for
5 detecting whether an output clock signal is locked to an input reference signal, said lock
6 detector block comprising:

7 a first sampling circuit receiving an up signal as an input and being clocked
8 by a down signal, wherein said up signal indicates that the frequency of said output
9 clock signal is to be increased and said down signal indicates that the frequency of the
10 said output clock signal is to be reduced to lock said output clock signal to said input
11 reference clock signal, said first sampling circuit generating a first output indicating
12 whether said output clock signal is out-of-lock;

13 a second sampling circuit receiving said down signal as an input and being
14 clocked by said up signal, said second sampling circuit generating a second output
15 indicating whether said output clock signal is out-of-lock; and

16 an examining circuit receiving said first output and said second output, and
17 generating a signal indicating that said output clock signal is locked to said input
18 reference signal if both said first output and said second output indicate that said
19 output clock signal is not out-of-lock.

1 25. The system of claim 24, wherein said examining circuit comprises a NOR gate,
2 said first sampling circuit comprises a first flip-flop and said second sampling circuit
3 comprises a second flip-flop.

1 26. The system of claim 25, wherein said signal generation circuit further comprising:
2 a first delay element placed before either a data input or a clock input of said first flip-
3 flop; and
4 a second delay element placed before either a data input or a clock input of said
5 second flip-flop.

1 27. The system of claim 26, further comprises:
2 a plurality of flip-flops cascaded in series;
3 a first one of said plurality of flip-flops receiving said signal generated by said
4 examining circuit as input, and wherein said plurality of flip-flops are clocked by an output
5 of one of said first delay element and said second delay element; and
6 an OR gate generating an output by performing a logical OR operation on the outputs
7 of said plurality of flip-flops cascaded in series,
8 wherein said output of said OR gate represents a jitter free indication of whether said
9 output clock signal is locked to said input reference signal.

1 28. The lock detector block of claim 27, wherein said plurality of flip-flops cascaded
2 in series are clocked by a delayed signal generated by either said first delay element or said
3 second delay element.

1 29. A lock detector block for detecting whether an output clock signal is locked to
2 an input reference signal, said lock detector block comprising:

means for receiving an up signal and a down signal, wherein said up signal indicates that the frequency of said output clock signal is to be increased and said down signal indicates that the frequency of the said output clock signal is to be reduced to lock said output clock signal to said input reference clock signal;

means for sampling said up signal clocked by said down signal to generate a first output;

means for sampling said down signal clocked by said up signal to generate a second output; and

means for examining said first output and said second output to generate a signal indicating that said output clock signal is locked to said input reference signal if both of said first output and said second output indicate that said output clock signal is not out-of-lock.

30. The lock detector block of claim 29, wherein each of said means for sampling said up signal and said sampling comprises a flip-flop.

31. An out-of-lock detector block for detecting whether an output clock signal is out-of-lock with an input reference signal, said out-of-lock detector block comprising:

means for receiving an up signal and a down signal,

wherein said up signal indicates that the frequency of said output clock signal is to be increased and said down signal indicates that the frequency of the said output clock signal is to be reduced to lock said output clock signal to said input reference clock signal; and

means for performing an XOR operation of said up signal and said down signal,

wherein an output of said XOR gate represents whether said output clock is out-of-

9 lock with said input reference signal.

1 32. A lock generator circuit for generating a lock signal indicating whether an output
2 clock signal is locked to an input reference signal, said lock generator circuit comprising:
3 means for generating a lock detection signal indicating whether said output clock
4 signal is locked to said input reference signal;
5 means for generating an out-of-lock signal indicating whether said output clock signal
6 is out-of-lock with said input reference signal; and
7 means for generating said lock signal by examining said lock detection signal and said
8 out-of-lock detection signal.

9 33. A method of detecting whether an output clock signal is locked to an input
10 reference signal, said method comprising:

11 receiving an up signal and a down signal, wherein said up signal indicates that the
frequency of said output clock signal is to be increased and said down signal indicates that
the frequency of the said output clock signal is to be reduced to lock said output clock signal
to said input reference clock signal;
sampling said up signal clocked by said down signal to generate a first output;
sampling said down signal clocked by said up signal to generate a second output; and
examining said first output and said second output to generate a signal indicating that
said output clock signal is locked to said input reference signal if both of said first output and
said second output indicate that said output clock signal is not out-of-lock.

1 34. The method of claim 33, wherein each of said sampling said up signal and said
2 sampling said down signal is performed using a flip-flop.

1 35. A method of detecting whether an output clock signal is out-of-lock with an input
2 reference signal, said method comprising:

3 receiving an up signal and a down signal,

4 wherein said up signal indicates that the frequency of said output clock signal is to be
5 increased and said down signal indicates that the frequency of the said output clock signal
6 is to be reduced to lock said output clock signal to said input reference clock signal; and

7 performing an XOR operation of said up signal and said down signal,

8 wherein an output of said XOR gate represents whether said output clock is out-of-
9 lock with said input reference signal.

1 36. A method of generating a lock signal indicating whether an output clock signal
2 is locked to an input reference signal, said method comprising:

3 generating a lock detection signal indicating whether said output clock signal is
4 locked to said input reference signal;

5 generating an out-of-lock signal indicating whether said output clock signal is out-of-
6 lock with said input reference signal; and

7 generating said lock signal by examining said lock detection signal and said out-of-
8 lock detection signal.